Utilize este identificador para referenciar este registo: http://hdl.handle.net/10400.11/537
Título: PSCoP: planning scheduler coprocessor
Autor: Martins, E.
Neves, P.A.C.S.
Fonseca, J.
Palavras-chave: Message scheduling
FPGA - Field Programmable Gate Arrays
Data: 6-Set-2000
Editora: IEEE
Citação: MARTINS, E. , NEVES, P. ; FONSECA, J. - PSCoP : a planning scheduler coprocessor. IEEE International Workshop on Factory Communication Systems, Porto, 6 a 8 de Setembro. WIP: proceedings. [S. l.] : IEEE, 2000. p.27-30
Resumo: The use of a centralised planning scheduler in fieldbus- based systems requiring real-time operation has proved to be a good compromise between operational flexibility and timeliness guarantees. In this paper a preliminary implementation of a hardware scheduling coprocessor based in the planning paradigm is presented. The coprocessor is installed in a special node of the fieldbus, the bus arbiter, and generates scheduling tables to be dispatched by the node CPU. With this solution it is possible to decrease the response time to changes in the system configuration or message parameters of the software-based planning scheduler. This opens the possibility of allowing automatic on-line changes requested by system nodes in addition to the ones requested by human operators, thus improving system reactivity. In this paper the focus is on the coprocessor’s interface with the node CPU and its overall functionality. Initial calculations showing the feasibility of the unit and its expected performance are also derived.
Peer review: yes
URI: http://hdl.handle.net/10400.11/537
Aparece nas colecções:ESTCB - Posters em encontros científicos/técnicos

Ficheiros deste registo:
Ficheiro Descrição TamanhoFormato 
PSCoP – A Planning Scheduler Coprocessor.pdf152,36 kBAdobe PDFVer/Abrir

FacebookTwitterDeliciousLinkedInDiggGoogle BookmarksMySpace
Formato BibTex MendeleyEndnote Degois 

Todos os registos no repositório estão protegidos por leis de copyright, com todos os direitos reservados.